

Discrete process control - course description

General information	
Course name	Discrete process control
Course ID	06.0-WE-AutP-DPC-Er
Faculty	Faculty of Computer Science, Electrical Engineering and Automatics
Field of study	WIEiA - oferta ERASMUS / Automatic Control and Robotics
Education profile	-
Level of studies	First-cycle Erasmus programme
Beginning semester	winter term 2018/2019

Course information	
Semester	3
ECTS credits to win	6
Course type	obligatory
Teaching language	english
Author of syllabus	<ul style="list-style-type: none">dr inż. Grzegorz Bazydło

Classes forms					
The class form	Hours per semester (full-time)	Hours per week (full-time)	Hours per semester (part-time)	Hours per week (part-time)	Form of assignment
Lecture	30	2	-	-	Exam
Laboratory	30	2	-	-	Credit with grade

Aim of the course

- Familiarize students with discrete control issues in which the control algorithm is implemented as a sequential model (FSM), concurrent model (Petri net) or hierarchical model (UML state machine).
- Shaping basic skills of modelling control systems and their formal verification.

Prerequisites

- Fundamentals of discrete systems
- Computer architecture

Scope

- Formal specification of discrete process at the behavioral level: flowchart, hierarchical state machine (statechart, UML state machine), hierarchical Petri net.
- Modular behavioral specification of logic control programs using hierarchical Petri nets, The role of formal specification in PLC programming.
- UML as a reactive system specification tool. UML state machine diagram, activity diagram, use case diagram. UML role in documenting and synthesis of software for embedded digital microsystems.
- Formal verification with the use of Petri net theory.
- Logic controller architecture: microcontroller as a logic controller, digital System-on-Chip (SoC) microsystems. Industrial Programmable Logic Controller (PLC). Embedded, Reconfigurable Logic Controller (RLC).
- Software or structural realization of logic controllers: RLC programming based on behavioral specifications. Structural synthesis of embedded controller using formal methods based on behavioral specification. The role of hardware description languages (e.g., VHDL, Verilog) in system synthesis.
- Specification and modeling of binary control algorithms on the system-level using UML, Petri nets and professional CAD systems for digital microsystem design.

Teaching methods

Lecture: conventional lecture.

Laboratory: laboratory exercises.

Learning outcomes and methods of theirs verification

Outcome description	Outcome symbols	Methods of verification	The class form
Student has the ability to create abstract models of systems using UML and Petri nets, in which the control is a central element.		<ul style="list-style-type: none">an exam - oral, descriptive, test and other	<ul style="list-style-type: none">Lecture
Student has the knowledge about the formal verification of the controllers.		<ul style="list-style-type: none">an exam - oral, descriptive, test and other	<ul style="list-style-type: none">Lecture
Student has the ability to describe a control program using various modelling methods and languages.		<ul style="list-style-type: none">an ongoing monitoring during classes	<ul style="list-style-type: none">Laboratory
Student has the ability to design logic controllers as well as digital circuits.		<ul style="list-style-type: none">an ongoing monitoring during classes	<ul style="list-style-type: none">Laboratory

Outcome description	Outcomesymbols	Methods of verification	The class form
Student has the knowledge about the classical definition of discrete control, both sequential, concurrent and hierarchical (FSM, Petri net, state machine).		<ul style="list-style-type: none"> an exam - oral, descriptive, test and other 	<ul style="list-style-type: none"> Lecture

Assignment conditions

Lecture: the main condition to get a pass are sufficient marks in written exam.

Laboratory: a condition of pass is to obtain positive grades from all laboratory exercises that are expected to be performed within the laboratory program.

Composition of the final grade: lecture: 50% + laboratory: 50%

Recommended reading

1. Rumbaugh J., Jacobson I., Booch G., The Unified Modeling Language Reference Manual, Second Edition, Addison-Wesley, USA, 1999.
2. Adamski M., Karatkevich A., Węgrzyn M., Design of Embedded Control Systems, Springer (USA), New York, 2005.
3. Żurawski R.(Ed.), Embedded Systems Handbook, CRC, Boca Raton, 2006.
4. Harel D., Feldman Y.: Algorithmics, The Spirit of Computing (3rd Edition), Addison-Wesley, USA, 2004.

Further reading

1. Reisig W., Petri Nets: An Introduction, Berlin, Germany:Springer-Verlag, 2012.
2. Yakovlev, Gomes L., L. Lavagno (Ed.), Hardware Design and Petri Nets, Kluwers Academic Publishers, Boston, 2000.
3. Booch G., Rumbaugh J., Jacobson I., The Unified Modeling Language User Guide, Second Edition, Addison-Wesley, USA, 2005.
4. Bazydło G., Graphic specification of programs for reconfigurable logic controllers using Unified Modeling Language, University of Zielona Góra Press, Lecture Notes in Control and Computer Science, Zielona Góra, 2012.
5. Wiśniewski R., Prototyping of Concurrent Control Systems Implemented in FPGA Devices, Cham, Switzerland:Springer, 2017.

Notes

Modified by dr hab. inż. Wojciech Paszke, prof. UZ (last modification: 29-04-2020 08:07)

Generated automatically from SylabUZ computer system