Familiarize students with discrete control issues in which the control algorithm is implemented as a sequential model (FSM), concurrent model (Petri net, SFC) or hierarchical model (UML state machine).
Shaping basic skills of modelling control systems and their formal verification.
Wymagania wstępne
Fundamentals of discrete systems
Computer architecture
Zakres tematyczny
Formal specification of discrete process at the behavioral level: flowchart, hierarchical state machine (statechart, UML state machine), hierarchical Petri net.
Modular behavioral specification of logic control programs using hierarchical SFC and Petri net, definition of SFC, the relationship between SFC and Petri net, modular design, design cores. The role of formal specification in PLC programming.
UML as a reactive system specification tool. UML state machine diagram, activity diagram, use cases. UML role in documenting and synthesis of software for embedded digital microsystems.
Formal verification: application of Petri net theory. SAT methods, the use of expert systems.
Logic controller architecture: microcontroller as a logic controller, digital System-on-Chip (SoC) microsystems. Industrial Programmable Logic Controller (PLC). Embedded, Reconfigurable Logic Controller (RLC).
Software or structural realization of logic controllers: PLC programming according to IEC1131 based on behavioral specifications. Structural synthesis of embedded controller using formal methods based on behavioral specification. The role of SystemC language and hardware description languages (e.g., VHDL, Verilog) in system synthesis.
Specification and modeling of binary control algorithms on the system-level using UML and professional CAD systems for digital microsystem design.
Efekty uczenia się i metody weryfikacji osiągania efektów uczenia się
Opis efektu
Symbole efektów
Metody weryfikacji
Forma zajęć
Warunki zaliczenia
Lecture: the main condition to get a pass are sufficient marks in written or oral exam.
Laboratory: a condition of pass is to obtain positive grades from all laboratory exercises that are expected to be performed within the laboratory program.
Composition of the final grade: lecture: 50% + laboratory: 50%
Literatura podstawowa
Rumbaugh J., Jacobson I., Booch G.: The Unified Modeling Language Reference Manual, Second Edition, Addison-Wesley, USA, 1999.
Adamski M., Karatkevich A., Węgrzyn M.: Design of Embedded Control Systems, Springer (USA), New York, 2005.
Żurawski R.(Ed.): Embedded Systems Handbook, CRC, Boca Raton, 2006.
Harel D., Feldman Y.: Algorithmics: The Spirit of Computing (3rd Edition), Addison-Wesley, USA, 2004.
Literatura uzupełniająca
Booch G., Rumbaugh J., Jacobson I.: The Unified Modeling Language User Guide, Second Edition, Addison-Wesley, USA, 2005.
David D., Alla H.: Petri Nets & Grafcet. Tools for modeling discrete event systems, Prentice Hall, New York, 1992.
Gajski D.D, Vahid F., Narayan S., Grong J.: Specification and Design of Embedded Systems, Pretice Hall, Englewood Cliffs, New Jersey, 1994.
Jerraya A., Mernet J. (Ed): System-Level Synthesis, Kluwer, Dordecht, 1999.
Yakovlev, Gomes L., L. Lavagno (Ed.): Hardware Design and Petri Nets, Kluwers Academic Publishers, Boston, 2000.
Uwagi
Zmodyfikowane przez dr inż. Grzegorz Bazydło (ostatnia modyfikacja: 10-05-2017 19:56)
Ta strona używa ciasteczek (cookies), dzięki którym nasz serwis może działać lepiej. Korzystając z niniejszej strony, wyrażasz zgodę na ich używanie. Dowiedz się więcej.