1. SylabUZ
2. Wydział Nauk Inżynieryjno-Technicznych
3. semestr zimowy 2021/2022
4. Informatyka - Program Erasmus pierwszego stopnia
5. Modelling and simulation of digital systems

Wygeneruj PDF dla tej strony

Modelling and simulation of digital systems - opis przedmiotu

Cel przedmiotu

• familiarize students with the standard languages of the equipment description (HDL)
• to familiarize students with the use of HDL languages for modeling, simulation, and synthesis of the digital circuits
• forming among students an understanding of the necessity of computer-based computing verification (simulation) of designed digital circuits

Wymagania wstępne

Zapisz zmiany

Digital circuits, Fundamentals of programming, Computer architecture

Zakres tematyczny

Introduction: Genesis and destination of hardware description languages (HDL). Introduction to modeling of digital systems. VHDL language. General organization of the design unit. Different levels of abstraction describing the architecture of the design unit. Basic instructions parallel (instructions for assigning signal values, blocks, parallel instructions calling procedures and functions). Defining processes with a sensitivity list. Instructions Sequential. Synchronization of processes. The architecture of the unit presented in the form description of behavior (behavioral). The architecture of the unit in the form of a structure description. Configurations. Concepts of constants, variables and signals. Procedures and functions. Ways of the delay modeling. Attributes, predefined attributes. Packages. Libraries. Discussion complex types (records, files). Text operations in VHDL language. Creating models testers (testbench). Verilog language. General arrangement of the layout module. Abstraction levels of the module description. Basic parallel statements (continuous and procedural assignments, task calls and functions). Always and initial constructions. Sequential instructions. Modules. Models of systems in the form of structure description. Constants, networks and registers. Ways of delay modeling. The use of multivalent logic (high impedance modeling, creation
three-state bus). Modeling of CMOS circuits. Standard gates and buffers. UDP systems: combinational and sequential. Tasks and functions. Tasks and system functions. Defining your own tasks and functions. Text operations in the Verilog language. The use of HDL languages for the synthesis of digital circuits. Modeling of machines digital. Strategies for designing digital systems in VHDL language. Sharing resources system. Delays in simulation and synthesis. Simulation including
real delay (backannotation). Modeling of hardware and software systems. The basics of the SystemVerilog language.

Metody kształcenia

• Lecture: conventional / traditional lecture
• Laboratory: laboratory exercises using computer equipment

Efekty uczenia się i metody weryfikacji osiągania efektów uczenia się

Opis efektu	Symbole efektów	Metody weryfikacji	Forma zajęć

Warunki zaliczenia

• Lecture - the condition for passing is to obtain positive mark from final test
• Laboratory - the condition for passing is to get positive grades from everyone laboratory exercises planned for implementation as part of the laboratory program, and knowledge tests, minimum two
• Components of the final grade = lecture: 50% + laboratory: 50%

Literatura podstawowa

1. Zwoliński M., Digital System Design with VHDL, Prentice-Hall, Inc, 2003
2. Bergeron J., Writing Testbenches, Functional Verification of HDL Models, Springer 2013
3. Bergeron J.: Writing Testbenches using SystemVerilog, Springer, New York, 2006
4. Mehta, Ashok B., Introduction to SystemVerilog, Springer, 2021

Literatura uzupełniająca

1. Cohen B.: VHDL Coding Styles and Methodologies, Kluwer Academic Publishers, Second Printing, 1996
2. IEEE Std 1364-2001: IEEE Standard Verilog Hardware Description Language, IEEE, Inc., New York, USA

Uwagi

Zmodyfikowane przez dr inż. Michał Doligalski (ostatnia modyfikacja: 13-09-2021 22:42)